



Al-Farahidi University
Medical Technical College
Microprocessor
Third Stage

Assist. Lec. Enas Hasan

8085 Machine Cycles and their Timings:

The 8085 has five machine cycle. These are:

1. Opcode fetch.
2. Memory read.
3. Memory write.
4. I/O read.
5. I/O write.

1. Opcode Fetch Cycle:

The first machine cycle of every instruction is opcode fetch cycle in which the 8085 finds the nature of the instruction to be executed. In this machine cycle, the microprocessor places the contents of PC on the address bus then by reading operation it reads the opcod of an instruction from determined memory location. The length of this cycle is not fixed. Steps below explain opcode fetch cycle in

2 Memory read cycle:

The microprocessor executes the memory read cycle to read the data from RAM or ROM memory. 8085 processor executes this machine cycle in 3 T-states. Steps below show the details of this machine cycle:

- **Step1 (T₁ state):** processor places the address on the address lines from SP, Rp, or PC and activates ALE in order to latch low-order of address. Also, it sends the status signals with logical status (0 1 0) for memory read machine cycle.
- **Step2 (T₂ state):** , 8085 processor activates the \overline{RD} signals to enable the addressed memory location which places its contents on the data bus (AD₀-AD₇).
- **Step 3: (T₃ state)** The processor loads the contents of data bus on specified register (F, A, B, C, D, E, H, and L) and deactivates the \overline{RD} signal to disables the memory devices.

Figure 2 shows the timing diagram and data follow for read memory machine cycle.




Figure 2: details of memory read machine cycle.

3 - Memory write cycle:

The microprocessor executes the memory write cycle to store the data into RAM or stack memory. 8085 processor executes this machine cycle in 3 T-states. Steps below show the details of this machine cycle:

- **Step1 (T₁ state):** processor places the address on the address lines from SP or Rp and activates ALE in order to latch low-order of address. Also, it sends the status signals with logical status (0 0 1) for memory write machine cycle.
- **Step2 (T₂ state):** , 8085 processor places the data on data bus and activates the \overline{WR} signal to writing data into addressed memory location.
- **Step 3: (T₃ state)** The processor deactivates the \overline{WR} signal which disables the memory device and terminates the write operation.

Figure 3 shows the timing diagram and data flow for memory write machine cycle.




Figure 3: details of memory write machine cycle.

4 IO read cycle:

The microprocessor executes the IO read cycle to read the data from input device. 8085 processor executes this machine cycle in 3 T-states. Steps below show the details of this machine cycle:

- **Step1 (T₁ state):** processor places the address on the address lines from SP, Rp, or PC and activates ALE in order to latch low-order of address. Also, it sends the status signals with logical status (1 1 0) for IO read machine cycle.
- **Step2 (T₂ state):** , 8085 processor activates the \overline{RD} signals to enable the addressed input device which places its contents on the data bus (AD₀-AD₇).
- **Step 3: (T₃ state)** The processor loads the contents of data bus on specified register (F, A, B, C, D, E, H, and L) and deactivates the \overline{RD} signal to disables the input device.

Figure 4 shows the timing diagram and data follow for IO read machine cycle.




Figure4 IO read machine cycle.

5 - IO write cycle:

The microprocessor executes the IO write cycle to store the data into output device. 8085 processor executes this machine cycle in 3 T-states. Steps below show the details of this machine cycle:

- **Step1 (T₁ state):** processor places the address on the address lines from SP or Rp and activates ALE in order to latch low-order of address. Also, it sends the status signals with logical status (1 0 1) for IO write machine cycle.
- **Step2 (T₂ state):** , 8085 processor places the data on data bus and activates the $\overline{\text{WR}}$ signal to writing data into addressed output device.
- **Step 3: (T₃ state)** The processor deactivates the $\overline{\text{WR}}$ signal which disables the output device and terminates the writing operation.

Figure 5 shows the timing diagram and data follow for IO write machine cycle.




Figure 5: IO write machine cycle.